



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/748,559	12/29/2003	Justin K. Brask	P18244	9088
7590	11/28/2005		EXAMINER	
Michael A. Bernadicou BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP Seventh Floor 12400 Wilshire Boulevard Los Angeles, CA 90025			LE, THAO X	
			ART UNIT	PAPER NUMBER
			2814	

DATE MAILED: 11/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

A92

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>
	10/748,559	BRASK ET AL.
	Examiner Thao X. Le	Art Unit 2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) Responsive to communication(s) filed on 20 June 2005.  
 2a) This action is **FINAL**.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) Claim(s) 9-16 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) 13-16 is/are allowed.  
 6) Claim(s) 9-12 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 29 December 2003 is/are: a) accepted or b) objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                     | Paper No(s)/Mail Date. _____ .  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ . | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
|  | 6) <input type="checkbox"/> Other: _____ .                                  |

## DETAILED ACTION

### ***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

2. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

3. Claims 9-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 6303418 to Cha et al. in view of US 6835639 to Rotondaro et al.

Regarding claim 9, Cha discloses a method for making a semiconductor device in fig. 1-9 comprising: forming a first polysilicon layer 17, column 4 line 63, which is bracketed by a pair of sidewall spacer 9, column 4 line 52, on a first gate dielectric layer 16, column 4 line 55, and polysilicon layer 17 on a second gate dielectric layer 16, fig. 6; removing the first polysilicon layer 17 to generate a trench 15 that is positioned between

the pair of sidewall spacers 9, fig. 7; forming an n-type metal layer 19, column 5 line 21 within the trench.

But Cha does not disclose the method comprising a p-type polysilicon layer on a second gate dielectric and converting substantially all of p-type polysilicon layer to a silicide.

However, Rotondaro discloses the method converting substantially all of the PMOS polysilicon layer (si), column 3 lines 6 and 59, fig. 2, to a silicide, column 3 line 26, fig. 7. At the time the invention was made; it would have been obvious to one of ordinary skill in the art to use the PMOS silicide gate teaching of Rotondaro with Cha's method, because it would have created a CMOS having PMOS gate electrode with different work function as taught by Rotondaro, see abstract.

Regarding claim 10, Cha discloses the method wherein the first gate dielectric layer 16 and the second gate dielectric layer 16 each comprise high k or nitride oxide, column 4 line 54, and wherein the first polysilicon layer 17 and the polysilicon layer 17 are each between about 200 and about 5,000 angstroms thick, column 5 lines 58 and 65.

But Cha does not discloses the gate first gate dielectric layer and the second gate dielectric layer each comprise silicon dioxide,

However, Rotondaro discloses the method wherein the first gate dielectric layer and the second gate dielectric layer each comprise silicon dioxide or high k, column 3 line 14, and wherein the first polysilicon layer and the p-type polysilicon

layer are each between about 1000 angstroms thick, column 3 line 59.

Accordingly, it would have been obvious to one of ordinary skill in art to use the gate dielectric thickness teaching of Rotondaro with Chas's method in the range as claimed, because it has been held that where the general conditions of the claims are disclosed in the prior art, it is not inventive to discover the optimum or workable range by routine experimentation. See *In re Aller*, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955).

With respect to silicon dioxide, At the time of the invention was made; it would have been obvious to one of ordinary skill in the art to use teaching of Rotondaro with Chas's method, because such material substitution would have been considered a mere substitution of art-recognized equivalent values, MPEP 2144.06

Regarding claim 11, Cha discloses the method wherein a wet etch process that is selective for the first polysilicon layer over the p-type polysilicon layer is applied to remove the first polysilicon layer, column 5 line 9-10.

Regarding claim 12, Cha discloses the method wherein the N-type metal layer comprising a material that is selected from the group consisting of hafnium, zirconium, tantalum, aluminum, and metal carbide, column 5 line 21

But, Cha does not disclose the method wherein all of the p-type polysilicon layer is converted to a silicide.

However, Rotondaro discloses the method converting substantially all of the PMOS polysilicon layer, column 3 line 59 fig. 2, to a silicide, column 3 line 26.

At the time the invention was made; it would have been obvious to one of ordinary skill in the art to use the PMOS silicide gate teaching of Rotondaro with Cha's method, because it would have created a CMOS with different work function as taught by Rotondaro, see abstract.

***Allowable Subject Matter***

4. Claims 13-16 are allowed because the prior art of record neither anticipated nor rendered obvious all the limitations of the base claim 13 including remove the n-type polysilicon layer without removing significant portion of the p-type polysilicon layer, exposing the first gate dielectric layer; removing the exposed first gate dielectric layer; forming a high-k gate dielectric layer on the substrate at the bottom of the trench, forming an n-type metal layer on the high-k dielectric layer.

***Response to Arguments***

5. Applicant's arguments filed 27 Oct. 2005 have been fully considered but they are not persuasive. The Applicant argues that the "replacement gate method" of Cha is not compatible with the "subtractive method" of Rotondaro. This is not persuasive because as discussed in claim 9 above, Cha discloses all the limitations except converting substantially the p-type polysilicon layer to a silicide; the combination of Cha and Rotondaro would have been obvious to one of ordinary skill in the art to use the PMOS silicide gate teaching of Rotondaro with Cha's method, because it would have created a CMOS having PMOS gate electrode with different work function as taught by

Art Unit: 2814

Rotondaro, see abstract. Therefore, the examiner submits that by using the teaching of Rotondaro with Cha's method does not change the principle of operation of the primary reference or render the reference inoperable for its intended purpose. See MPEP § 2143.01. The test for obviousness is not whether the features of a secondary reference may be bodily incorporated into the structure of the primary reference.... Rather, the test is what the combined teachings of those references would have suggested to those of ordinary skill in the art." *In re Keller*, 642 F.2d 413, 425, 208 USPQ 871, 881 (CCPA 1981). See also *In re Sneed*, 710 F.2d 1544, 1550, 218 USPQ 385, 389 (Fed. Cir. 1983). It is not necessary that the inventions of the references be physically combinable to render obvious the invention under review."; and *In re Nievelt*, 482 F.2d 965, 179 USPQ 224, 226 (CCPA 1973). Combining the teachings of references does not involve an ability to combine their specific structures. Thus, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). Therefore, prior arts must be considered in entirely, including discloses that teach away from the claims, MPEP § 2143.01-02.

### ***Conclusion***

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thao X. Le whose telephone number is (571) 272-1708. The examiner can normally be reached on M-F from 8:00 AM - 4:30 PM.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on (571) 272 -1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Application/Control Number: 10/748,559  
Art Unit: 2814

Page 8

Thao X. Le  
Patent Examiner  
18 November 2005



A handwritten signature in black ink, reading "LONG PHAM" on top and "PRIMARY EXAMINER" on the bottom, written over two curved, overlapping lines.